# <span id="page-0-0"></span>CptS 260 Introduction to Computer Architecture Unit 6: Memory (Part 2)

#### Bob Lewis

School of Engineering and Applied Sciences Washington State University

Fall, 2021

Bob Lewis [WSU CptS 260 \(Fall, 2021\)](#page-7-0)

 $\leftarrow$   $\Box$ 

 $2Q$ 

#### The MIPS32 Address Space (Review)

#### This diagram shows the layout of physical memory in MIPS32 CPU's address space:



 $\leftarrow$ 

 $2Q$ 

#### How Does the MIPS Actually Use Virtual Memory?

- In Just because you've got a 32-bit virtual address space doesn't mean your program can use all of it.
- $\triangleright$  The kernel is not a separate process, just like Superman is not a separate person from Clark Kent.
- $\triangleright$  Your program *becomes* the kernel by entering supervisor mode (with the "syscall 0x20" exception).
	- $\blacktriangleright$  This jumps to the handler, which can then access kernel memory.
- $\triangleright$  VM protects your program from other programs, but it also needs to protect the kernel (especially kernel memory) from you!
- $\blacktriangleright$  Preventing unauthorized access to this memory is a major cybersecurity task.

個→ イミ ▶ イミ ▶

へのへ

[Unit 6: Memory \(Part 2\)](#page-0-0)

#### <span id="page-3-0"></span>Partitioning Virtual Memory



- $\blacktriangleright$  This is how Linux allocates your virtual address space.
- $\blacktriangleright$  We'll explain that "reserved" region in the I/O Unit.
- $\blacktriangleright$  (see the vm addresses demo)

メロト メタト メミト メミト

 $2Q$ 

### <span id="page-4-0"></span>Page Tables Revisited

In addition to the **V** ("valid") bit (which means the same in a page table as it does in a cache), the memory manger hardware may also allow these bits in each entry (not shown in the textbook):

 $\triangleright$  RW: The page is writeable

Q: What memory regions do we not want to write to?

- $\triangleright$  USER: The page is accessible from user space Q: What memory regions do we not want the (mere mortal) user to read from or write to?
- $\triangleright$  DIRTY: The page has been written to so it needs to be written to RAM when replaced.
- $\triangleright$  ACCESSED: The page has been read or written recently. This allows a simple approximation to LRU for page replacement.
- $\triangleright$  **EXECUTABLE**: The PC can be set to addresses on the page. Q: What memory regions should this a[ppl](#page-3-0)y [t](#page-5-0)[o](#page-3-0)[?](#page-4-0)

## <span id="page-5-0"></span>Caching and VM on the MIPS32

The MIPS32 architecture is configurable for the customer:

- $\blacktriangleright$  The cache size can be 0 (no caching), 16kB, 32kB, or 64kB and is 4-way set associative.
- $\blacktriangleright$  The MIPS architecture allows variable page sizes of 4kB, 8kB, 16kB, 32kB, or 64kB.
- $\triangleright$  Knowing these sizes allows us to reduce run time and make more efficient use of memory.

へのへ

[Unit 6: Memory \(Part 2\)](#page-0-0)

### <span id="page-6-0"></span>Example: Taking Advantage of Cache Coherence I

Consider two implementations of a simple "Name" data structure:

```
struct NameA {
    char first [32];
    char last [32];
};
                                    struct NameB {
                                         char *first:
                                         char *last:
                                    };
                                    (first and last would be allocated on
                                    the heap as needed)
```
- $\triangleright$  Q: Which of these has is more flexible (i.e. fewer restrictions)?
- $\triangleright$  Q: Which would be more likely to be directly read from or written to a file or database?
- $\triangleright$  Q: Which of these typically uses less memory space?
- $\triangleright$  Q: Given a pointer to either structure, how many memory accesses are required to load the first byte in either name?
- $\triangleright$  Which of these takes more advantage o[f s](#page-5-0)[pa](#page-7-0)[ti](#page-5-0)[al](#page-6-0) [l](#page-7-0)[oc](#page-0-0)[alit](#page-7-0)[y?](#page-0-0)

 $000$ 

[Unit 6: Memory \(Part 2\)](#page-0-0)

#### <span id="page-7-0"></span>Example: Taking Advantage of Cache Coherence II



 $\blacktriangleright$  How would you rate the two data structure designs for this caching scheme?

 $\blacktriangleright$  How could the efficiency of NameA be improved by a change in requirements?

 $\Omega$ 

メロト メタト メミト メミト