

A P P E N D I X D

Macro Instructions

Name	Actual Code	Space/Time
Absolute Value: abs Rd, Rs	addi Rd,\$0,Rs bgez Rs,1 sub Rd,\$0,Rs	3/3
Branch if Equal to Zero: beq Rs, Label	beq Rs,\$0,Label	1/1
Branch if Greater than or Equal: bge Rs, Rt, Label	slt \$at,Rs,Rt beq \$at,\$0,Label	2/2
If Reg.File[Rs] >= Reg.File[Rt] branch to Label Used to compare values represented in the two's complement number system.		
Branch if Greater than or Equal Unsigned: bgeu Rs, Rt, Label	sltu \$at,Rs,Rt beq \$at,\$0,Label	2/2
If Reg.File[Rs] >= Reg.File[Rt] branch to Label Used to compare addresses (unsigned values).		
Branch if Greater Than: bgtr Rs, Rt, Label	slt \$at,Rt,Rs bne \$at,\$0,Label	2/2
If Reg.File[Rs] > Reg.File[Rt] branch to Label Used to compare addresses (unsigned values).		
Branch if Greater Than Unsigned: bgtru Rs, Rt, Label	sltu \$at,Rt,Rs bne \$at,\$0,Label	2/2
If Reg.File[Rs] > Reg.File[Rt] branch to Label Used to compare values represented in the two's complement number system.		
Branch if Less Than or Equal: ble Rs, Rt, Label	slt \$at,Rt,Rs bteq \$at,\$0,Label	2/2
If Reg.File[Rs] <= Reg.File[Rt] branch to Label Used to compare values represented in the two's complement number system.		
Branch if Less Than: bltu Rs, Rt, Label	sltu \$at,Rs,Rt bne \$at,\$0,Label	2/2
If Reg.File[Rs] < Reg.File[Rt] branch to Label Used to compare addresses (unsigned values).		
Branch if Not Equal to Zero: bnez Rs, Label	bne Rs,\$0,Label	1/1
Branch Unconditional: b Label	bgez \$0,Label	1/1
Divide: div Rd,Rs,Rt	lne Rt,\$0,ok break \$0 div Rs,Rt mflo Rd	4/4/1
Divide Unsigned: divu Rd,Rs,Rt	ok:	
Load Address: la Rd,Label	bne Rt,\$0,ok break \$0 divu Rs,Rt mflo Rd	4/4/1
Load Immediate: li Rd,value	lui \$at,Upper 16-bits of Label ori Rd,\$at,Lower 16-bits of Label	2/2
Load Immediate: li Rd,value	lui \$at,Upper 16-bits of value ori Rd,\$at,Lower 16-bits of value	2/2
Move: move Rd,Rs	ori Rt,\$0,value	1/1
If Reg.File[Rs] > Reg.File[Rt] branch to Label Used to compare addresses (unsigned values).	addi Rd,\$0,Rs mul Rd,Rs,Rt mflo Rd	1/1
Multiply (with overflow exception): mulu Rd,Rs,Rt	mult Rs,Rt mfhi Sat mflo Rd sra Rd,Rd,31 beq \$at,Rd,ok	7/37

Branch if Less Than or Equal Unsigned:

bleu Rs, Rt, Label
If Reg.File[Rs] <= Reg.File[Rt] branch to Label
Used to compare addresses (unsigned values)

Branch if Less Than:

bit Rs, Rt, Label
If Reg.File[Rs] < Reg.File[Rt] branch to Label
Used to compare values represented in the two's complement number system.

Branch if Less Than Unsigned:

bltu Rs, Rt, Label
If Reg.File[Rs] < Reg.File[Rt] branch to Label
Used to compare addresses (unsigned values).

Branch if Not Equal to Zero:

bnez Rs, Label
If Reg.File[Rs] < Reg.File[Rt] branch to Label
Used to compare values represented in the two's complement values.

Branch Unconditional:

b Label
If Reg.File[Rs] < Reg.File[Rt] branch to Label
Used to compare addresses (unsigned values).

Divide:

div Rd,Rs,Rt
ok:

Divide Unsigned:

divu Rd,Rs,Rt
ok:

Load Address:

la Rd,Label
Used to initialize pointers.

Load Immediate:

li Rd,value
Initialize registers with negative constants and values greater than 32,768.

Load Immediate:

li Rd,value
Initialize registers with positive constants less than 32,768.

Move:

move Rd,Rs
addi Rd,\$0,Rs
mul Rd,Rs,Rt
mflo Rd

Multiply (with overflow exception):

mulu Rd,Rs,Rt
mfhi Sat
mflo Rd

sra Rd,Rd,31
beq \$at,Rd,ok

	Macro Instructions
Unaligned Load Halfword: wlh Rd, 3(Rs)	Ibu Rd, 4(Rs) Ibu Sat, 3(Rs) sil Rd, R8 or Rd, Rd, Sat
Unaligned Load Word: wlw Rd, 3(Rs)	lw1 Rd, 6(Rs) lwr Rd, 3(Rs)
Unaligned Store Halfword: wslh Rd, 3(Rs)	sb Rd, 3(Rs) str Sat, Rd, 8 sb Sat, 4(Rs)
Unaligned Store Word: wswl Rd, 3(Rs)	swl Rd, 6(Rs) swr Rd, 3(Rs)

APPENDIX E

A Modified Trap Handler

```
#####
# SPM SIM 520 MIPS Simulator.
# A modified trap handler that responds to keyboard interrupt.
#####
# Copyright (C) 1990-2000 James Larus. larus@cs.wisc.edu.
# ALL RIGHTS RESERVED.
#
# SPM is distributed under the following conditions:
#
# You may make copies of SPM for your own use and modify those copies
# All copies of SPM must retain my name and copyright notice.
# You may not sell SPM or distributed SPM in conjunction with a
# commercial product or service without the expressed written
# consent of James Larus.
#
# THIS SOFTWARE IS PROVIDED "AS IS," AND WITHOUT ANY EXPRESS OR
# IMPLIED WARRANTIES, INCLUDING, WITHOUT LIMITATION, THE IMPLIED
# WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR
# PURPOSE.
#####

```

```
.idata
.m1: .asciz "Exception "
.m2: .asciz " occurred and ignored\n"
.e0: .asciz "[Interrupt] "
.e1: .asciz ""
.e2: .asciz ""
.e3: .asciz ""
.e4: .asciz "[Unaligned address in inst/data fetch] "
.e5: .asciz "[unaligned address in store] "
.e6: .asciz "[Bad address in text read] "
.e7: .asciz "[Bad address in data/stack read] "
```