

**Branch if Less Than or Equal Unsigned:**  
 blet Rs, Rt, Label  
 If Reg.File[Rs] < = Reg.File[Rt] branch to Label  
 Used to compare addresses (unsigned values).  
 2/2

**Branch if Less Than:**  
 slt \$at, Rs, Rt  
 bne \$at, \$0, Label  
 If Reg.File[Rs] < Reg.File[Rt] branch to Label  
 Used to compare values represented in the two's complement number system.  
 2/2

**Branch if Not Equal to Zero:**  
 bnez Rs, Label  
 If Reg.File[Rs] < Reg.File[Rt] branch to Label  
 Used to compare addresses (unsigned values).  
 1/1

**Branch Unconditional**  
 b Label  
 1/1

**Divide:**  
 div Rd, Rs, Rt  
 ok:  
 4/41

**Divide Unsigned:**  
 divu Rd, Rs, Rt  
 ok:  
 4/41

**Load Address**  
 la Rd, Label  
 Used to initialize pointers.  
 2/2

**Load Immediate:**  
 li Rd, value  
 Initialize registers with negative constants and values greater than 32,767.  
 2/2

**Load Immediate:**  
 li Rd, value  
 Initialize registers with positive constants less than 32,768.  
 1/1

**Move:**  
 move Rd, Rs  
 mul Rd, Rs, Rt  
 Multiply (with overflow exception):  
 mult Rd, Rs, Rt  
 2/33

**2/33**  
 addu Rd, \$0, Rs  
 mult Rs, Rt  
 mflo Rd  
 7/57

**7/57**  
 mult Rs, Rt  
 mflr \$at  
 mflo Rd  
 sra Rd, Rd, #1  
 beq \$at, Rd, ok

A P P E N D I X D

Macro Instructions

Name	Actual Code	Space/Time
<b>Absolute Value:</b> abs Rd, Rs	addu Rd, \$0, Rs bgez Rs, 1 sub Rd, \$0, Rs	3/3
<b>Branch if Equal to Zero:</b> beq Rs, Label	beq Rs, \$0, Label	1/1
<b>Branch if Greater than or Equal:</b> bge Rs, Rt, Label	slt \$at, Rs, Rt beq \$at, \$0, Label	2/2
<b>Branch if Greater than or Equal Unsigned:</b> bgeu Rs, Rt, Label	sltu \$at, Rs, Rt beq \$at, \$0, Label	2/2
<b>Branch if Greater Than:</b> bgt Rs, Rt, Label	slt \$at, Rt, Rs bne \$at, \$0, Label	2/2
<b>Branch if Greater Than Unsigned:</b> bgtu Rs, Rt, Label	sltu \$at, Rt, Rs bne \$at, \$0, Label	2/2
<b>Branch if Less Than or Equal:</b> ble Rs, Rt, Label	slt \$at, Rt, Rs beq \$at, \$0, Label	2/2



Unaligned Load Halfword:

lbu Rd, 4(Rs)  
lbu \$at, 3(Rs)  
sl Rd, Rd, 8  
or Rd, Rd, \$at

44

Unaligned Load Word:

lwl Rd, 3(Rs)  
lwl Rd, 3(Rs)

22

Unaligned Store Halfword:

ush Rd, 3(Rs)  
ush Rd, 3(Rs)

33

Unaligned Store Word:

usw Rd, 3(Rs)  
usw Rd, 3(Rs)

22

A P P E N D I X E

A Modified Trap Handler

```
#####
# SPIM S20 MIPS simulator.
# A modified trap handler that responds to keyboard interrupts
#####
# Copyright (C) 1990-2000 James Larus, larus@cs.wisc.edu
# ALL RIGHTS RESERVED.
#
# SPIM is distributed under the following conditions:
#
# You may make copies of SPIM for your own use and modify those copies
#
# All copies of SPIM must retain my name and copyright notice
#
# You may not sell SPIM or distributed SPIM in conjunction with a
# commercial product or service without the expressed written
# consent of James Larus.
#
# THIS SOFTWARE IS PROVIDED "AS IS" AND WITHOUT ANY EXPRESS OR
# IMPLIED WARRANTIES, INCLUDING, WITHOUT LIMITATION, THE IMPLIED
# WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR
# PURPOSE.
#####
```

```

.kdata
_m1: .asciiz " Exception "
_m2: .asciiz " occurred and ignored\n"
_e0: .asciiz " [Interrupt] "
_e1: .asciiz ""
_e2: .asciiz ""
_e3: .asciiz ""
_e4: .asciiz " [Unaligned address in inst/data fetch] "
_e5: .asciiz " [Unaligned address in store] "
_e6: .asciiz " [Bad address in text read] "
_e7: .asciiz " [Bad address in data/stack read] "
```